CMSIS2000
0.0.7
|
Structure type to access the Data Watchpoint and Trace Register (DWT). More...
#include <core_cm3.h>
Structure type to access the Data Watchpoint and Trace Register (DWT).
Definition at line 726 of file core_cm3.h.
Offset: 0x020 (R/W) Comparator Register 0
Definition at line 736 of file core_cm3.h.
Offset: 0x030 (R/W) Comparator Register 1
Definition at line 740 of file core_cm3.h.
Offset: 0x040 (R/W) Comparator Register 2
Definition at line 744 of file core_cm3.h.
Offset: 0x050 (R/W) Comparator Register 3
Definition at line 748 of file core_cm3.h.
Offset: 0x008 (R/W) CPI Count Register
Definition at line 730 of file core_cm3.h.
Offset: 0x000 (R/W) Control Register
Definition at line 728 of file core_cm3.h.
Offset: 0x004 (R/W) Cycle Count Register
Definition at line 729 of file core_cm3.h.
Offset: 0x00C (R/W) Exception Overhead Count Register
Definition at line 731 of file core_cm3.h.
Offset: 0x018 (R/W) Folded-instruction Count Register
Definition at line 734 of file core_cm3.h.
Offset: 0x028 (R/W) Function Register 0
Definition at line 738 of file core_cm3.h.
Offset: 0x038 (R/W) Function Register 1
Definition at line 742 of file core_cm3.h.
Offset: 0x048 (R/W) Function Register 2
Definition at line 746 of file core_cm3.h.
Offset: 0x058 (R/W) Function Register 3
Definition at line 750 of file core_cm3.h.
Offset: 0x014 (R/W) LSU Count Register
Definition at line 733 of file core_cm3.h.
Offset: 0x024 (R/W) Mask Register 0
Definition at line 737 of file core_cm3.h.
Offset: 0x034 (R/W) Mask Register 1
Definition at line 741 of file core_cm3.h.
Offset: 0x044 (R/W) Mask Register 2
Definition at line 745 of file core_cm3.h.
Offset: 0x054 (R/W) Mask Register 3
Definition at line 749 of file core_cm3.h.
Offset: 0x01C (R/ ) Program Counter Sample Register
Definition at line 735 of file core_cm3.h.
uint32_t DWT_Type::RESERVED0 |
Definition at line 739 of file core_cm3.h.
uint32_t DWT_Type::RESERVED1 |
Definition at line 743 of file core_cm3.h.
uint32_t DWT_Type::RESERVED2 |
Definition at line 747 of file core_cm3.h.
Offset: 0x010 (R/W) Sleep Count Register
Definition at line 732 of file core_cm3.h.