|
CMSIS2000
0.0.7
|
| Union type to access the Application Program Status Register (APSR) | |
| Instance structure for the floating-point bilinear interpolation function | |
| Instance structure for the Q15 bilinear interpolation function | |
| Instance structure for the Q31 bilinear interpolation function | |
| Instance structure for the Q15 bilinear interpolation function | |
| Instance structure for the high precision Q31 Biquad cascade filter | |
| Instance structure for the floating-point transposed direct form II Biquad cascade filter | |
| Instance structure for the floating-point Biquad cascade filter | |
| Instance structure for the Q15 Biquad cascade filter | |
| Instance structure for the Q31 Biquad cascade filter | |
| Instance structure for the floating-point CFFT/CIFFT function | |
| Instance structure for the Q15 CFFT/CIFFT function | |
| Instance structure for the Radix-2 Q31 CFFT/CIFFT function | |
| Instance structure for the floating-point CFFT/CIFFT function | |
| Instance structure for the Q15 CFFT/CIFFT function | |
| Instance structure for the Q31 CFFT/CIFFT function | |
| Instance structure for the floating-point DCT4/IDCT4 function | |
| Instance structure for the Q15 DCT4/IDCT4 function | |
| Instance structure for the Q31 DCT4/IDCT4 function | |
| Instance structure for the floating-point FIR decimator | |
| Instance structure for the Q15 FIR decimator | |
| Instance structure for the Q31 FIR decimator | |
| Instance structure for the floating-point FIR filter | |
| Instance structure for the Q15 FIR filter | |
| Instance structure for the Q31 FIR filter | |
| Instance structure for the Q7 FIR filter | |
| Instance structure for the floating-point FIR interpolator | |
| Instance structure for the Q15 FIR interpolator | |
| Instance structure for the Q31 FIR interpolator | |
| Instance structure for the floating-point FIR lattice filter | |
| Instance structure for the Q15 FIR lattice filter | |
| Instance structure for the Q31 FIR lattice filter | |
| Instance structure for the floating-point sparse FIR filter | |
| Instance structure for the Q15 sparse FIR filter | |
| Instance structure for the Q31 sparse FIR filter | |
| Instance structure for the Q7 sparse FIR filter | |
| Instance structure for the floating-point IIR lattice filter | |
| Instance structure for the Q15 IIR lattice filter | |
| Instance structure for the Q31 IIR lattice filter | |
| Instance structure for the floating-point Linear Interpolate function | |
| Instance structure for the floating-point LMS filter | |
| Instance structure for the Q15 LMS filter | |
| Instance structure for the Q31 LMS filter | |
| Instance structure for the floating-point normalized LMS filter | |
| Instance structure for the Q15 normalized LMS filter | |
| Instance structure for the Q31 normalized LMS filter | |
| Instance structure for the floating-point matrix structure | |
| Instance structure for the Q15 matrix structure | |
| Instance structure for the Q31 matrix structure | |
| Instance structure for the floating-point PID Control | |
| Instance structure for the Q15 PID Control | |
| Instance structure for the Q31 PID Control | |
| Instance structure for the floating-point RFFT/RIFFT function | |
| Instance structure for the Q15 RFFT/RIFFT function | |
| Instance structure for the Q31 RFFT/RIFFT function | |
| Union type to access the Control Registers (CONTROL) | |
| Structure type to access the Core Debug Register (CoreDebug) | |
| Union type to access the Special-Purpose Program Status Registers (xPSR) | |
| Structure type to access the Data Watchpoint and Trace Register (DWT) | |
| Union type to access the Interrupt Program Status Register (IPSR) | |
| Structure type to access the Instrumentation Trace Macrocell Register (ITM) | |
| Analog-to-Digital Converter (ADC) register structure definition | |
| Controller Area Network Controller (CAN) register structure definition | |
| Controller Area Network Acceptance Filter RAM (CANAF_RAM)structure definition | |
| Controller Area Network Acceptance Filter(CANAF) register structure definition | |
| Controller Area Network Central (CANCR) register structure definition | |
| Digital-to-Analog Converter (DAC) register structure definition | |
| Ethernet Media Access Controller (EMAC) register structure definition | |
| General Purpose Direct Memory Access (GPDMA) register structure definition | |
| General Purpose Direct Memory Access Channel (GPDMACH) register structure definition | |
| General Purpose Input/Output (GPIO) register structure definition | |
| General Purpose Input/Output interrupt (GPIOINT) register structure definition | |
| Inter-Integrated Circuit (I2C) register structure definition | |
| Inter IC Sound (I2S) register structure definition | |
| General Purpose Input/Output (GPIO) register structure definition old pins style control | |
| MultiMedia Card Interface(MCI) Controller register structure definition | |
| Motor Control Pulse-Width Modulation (MCPWM) register structure definition | |
| Pin Connect Block (PINCON) register structure definition | |
| Pulse-Width Modulation (PWM) register structure definition | |
| Quadrature Encoder Interface (QEI) register structure definition | |
| Repetitive Interrupt Timer (RIT) register structure definition | |
| Real-Time Clock (RTC) register structure definition | |
| System Control (SC) register structure definition | |
| Serial Peripheral Interface (SPI) register structure definition | |
| Synchronous Serial Communication (SSP) register structure definition | |
| Timer (TIM) register structure definition | |
| Universal Asynchronous Receiver Transmitter 0 (UART0) register structure definition | |
| Universal Asynchronous Receiver Transmitter 1 (UART1) register structure definition | |
| Universal Asynchronous Receiver Transmitter (UART) register structure definition | |
| Universal Serial Bus (USB) register structure definition | |
| Watchdog Timer (WDT) register structure definition | |
| Structure type to access the Nested Vectored Interrupt Controller (NVIC) | |
| Definition structure for mail queue | |
| Definition structure for message queue | |
| Mutex Definition structure contains setup information for a mutex | |
| Definition structure for memory block allocation | |
| Semaphore Definition structure contains setup information for a semaphore | |
| Thread Definition structure contains startup information of a thread | |
| Timer Definition structure contains timer parameters | |
| Event structure contains detailed information about an event | |
| Structure type to access the System Control Block (SCB) | |
| Structure type to access the System Control and ID Register not in the SCB | |
| Structure type to access the System Timer (SysTick) | |
| Structure type to access the Trace Port Interface Register (TPI) | |
| Union type to access the Special-Purpose Program Status Registers (xPSR) |