lpc2xxx_pclk.h

Go to the documentation of this file.

/*
 *  CMSIS2000
 *  CMSIS-like sources for LPC2xxx series MCUs
 *
 *  (C) Copyright 2011-2012, Dmitriy Cherepanov, All Rights Reserved
 *
 *  Version: 0.0.7
 *  Date of the Last Update:  2013-03-04
 *  
 *  Permission is hereby granted, free of charge, to any person obtaining a copy
 *  of this software and associated documentation files (the "Software"), to
 *  deal in the Software without restriction, including without limitation the
 *  rights to use, copy, modify, merge, publish, distribute, sublicense, and/or
 *  sell copies of the Software, and to permit persons to whom the Software is
 *  furnished to do so, subject to the following conditions:
 *
 *  The above copyright notice and this permission notice shall be included in
 *  all copies or substantial portions of the Software.
 *
 *  THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
 *  IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 *  FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE
 *  AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
 *  LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
 *  FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS
 *  IN THE SOFTWARE.
 *
 *  Do not be lasy! For the latest version see http://irtos.sourceforge.net .
 *
 *  
#*/

#ifndef _PORT_LPC2XXX_PCLK_H_
#define _PORT_LPC2XXX_PCLK_H_ 1
/*-----------Документация Doxygen  --  Doxygen documentation -----------------*/
/** \file
 *\if russian_lng
 *      Определения для схемы PCLK (peripheral) NXP LPC2xxx
 *\else
 *      Definitions for NXP LPC2xxx PLCLK (peripheral)  module and POWERMODI:E
 *\endif
 * \ingroup LPC2xxx_System_periphiral
 *  @{
 */
#if _HASBSPBRD > 0
#include "bsp_board_def.h"/* board /definitions if you do not have this file then create it with '#include "mcu_id.h"' line*/
#else
        #include "mcu_id.h"
#endif
#include "lpc2xxx_pllclk.h"
/*------ LPC peripheral numbers ----------------------------------------------*/
#define WDT_lpc_periph  0 /**< number for WDT. */
#define TIMER0_lpc_periph       1 /**< number for TIMER0.*/
#define TIMER1_lpc_periph       2 /**< number for TIMER1. */
#define UART0_lpc_periph        3 /**< number for UART0. */
#define UART1_lpc_periph        4 /**< number for UART1. */
#define PWM0_lpc_periph         5 /**< number for PWM0. */
#define PWM1_lpc_periph         6 /**< number for PWM1 */
#define I2C0_lpc_periph         7 /**< number for I2C0. */
#define SPI_lpc_periph          8 /**< number for SPI */
#define RTC_lpc_periph          9 /**< number for RTC. */
#define SSP1_lpc_periph         10 /**< number for SSP1. */
#define DAC_lpc_periph          11 /**< number for DAC. */
#define ADC_lpc_periph          12 /**< number for ADC. */
#define ADC0_lpc_periph         ADC_lpc_periph /**< number for ADC.0 */
#define CAN1_lpc_periph         13 /**< number for CAN1.*/
#define CAN2_lpc_periph         14 /**< number for CAN2. */
#define ACF_lpc_periph          15 /**< number for CAN filtering.*/

#define BAT_RAM_lpc_periph      16/**< number for the battery supported RAM */
#define GPIO_lpc_periph         17 /**< number for GPIOs.*/
#define PCB_lpc_periph          18 /**< number for the Pin Connect block. */
#define I2C1_lpc_periph         19 /**< number for I2C1. */
#define LCD_lpc_periph          20
#define ADC1_lpc_periph         20
#define SSP0_lpc_periph         21 /**< number  for SSP0. */
#define TIMER2_lpc_periph       22 /**< number for TIMER2 */
#define TIMER3_lpc_periph       23 /**< number for TIMER3. */
#define UART2_lpc_periph        24/**< number for UART2 */
#define UART3_lpc_periph        25/**< number for UART3. */
#define I2C2_lpc_periph         26/**< number for I2C2. */
#define I2S_lpc_periph          27/**< number for I2S. */
#define MCI_lpc_periph          28/**< number for MCI. */
#define GPDMA_lpc_periph        29
#define ENET_lpc_periph         30
#define SYSCON_lpc_periph       30 /**<number  for the System Control */
#define USB_lpc_periph          31/**< number for USB */
/*---------Peripheral Clocks -> PLCK deviders---------------------------------*/
/**\addtogroup LPC2xxx_System_periphiral
 * \brief NXP PLCK divider
 * NXP PCLK Peripheral Clock devider  -> PLCK divider (VPB bus clock dividers)
 * Bit1 Bit0    Description
 * 0    0       cclk/4 (1/4 From CPU CLOCK)
 * 0    1       cclk/1 (No division)
 * 1    0       cclk/2 (1/2 From CPU CLOCK)
 * 1    1       cclk/6 or cclk/8
 */
#define PLCK_divider_4          0
#define PLCK_divider_1          1
#define PLCK_divider_2          2
#define PLCK_divider_8          3 /* sometime it is 6*/
#define PLCK_divider_6          3 /* sometime it is 8*/
/*
00 PCLK_xyz = CCLK/4
01 PCLK_xyz = CCLK[1]
10 PCLK_xyz = CCLK/2
11 Peripheral’s clock is selected to PCLK_xyz = CCLK/8
except for CAN1, CAN2, and CAN filtering when ’11’
selects PCLK_xyz = CCLK/6.
*/
/** PLCK devider convert division coefficient to value witch goes on multiplexor*/
#define LPC2XXX_PLCK_DIVIDER_VALUE(devider_koeff)       PLCK_divider_##devider_koeff
/*----------------------------------------------------------------------------*/
#if ((i_MCU_MODEL > 2300) || ((i_MCU_MODEL > 1700) && (i_MCU_MODEL < 1900)))

/** calculate value for two bits to PCLKSEL0 and PCLKSEL1 registers
        \param koeff -- division coefficient -- passable values are 4, 1, 2, (8 or 6)
        \param module -- param module from peripheral_offsets.h
\code
PCLKSEL0 = LPC2XXX_PCLK_V(WDT,4) | LPC2XXX_PCLK_V(TIMER0,1)
\endcode
*/
#define LPC2XXX_PCLK_V(module,koeff)    (1<<((module##_lpc_periph&0x0F) + 1))*LPC2XXX_PLCK_DIVIDER_VALUE(koeff)
/* why plus 1 ???*/


#define GET_PCLKSEL(module)     ((module##_lpc_periph*0x10)/16)

#define SET_PCLKSEL(module,koeff) PCLKSEL##GET_PCLKSEL(module) = \
                PCLKSEL##GET_PCLKSEL(module) | LPC2XXX_PCLK_V(module,koeff)
#else
        #ifndef PCLK_DIVIDER
                #define PCLK_DIVIDER 4
        #endif
#endif

#define APBDIV_Val      LPC2XXX_PLCK_DIVIDER_VALUE(PCLK_DIVIDER)
#define  F_PCLK_HZ      (F_CCLK_HZ/PCLK_DIVIDER)
/** @} end of group LPC2xxx_System_periphiral */
#endif  /* _PORT_LPC2XXX_PCLK_H_ */